

SANYO Semiconductors DATA SHEET

LC875932A LC875924A LC875916A

CMOS IC Internal 32K/24K/16K-byte ROM and 1024-byte RAM 8-bit 1-chip Microcontroller

Overview

The SANYO LC875932A/24A/16A are 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 32K/24K/16K-byte ROM, 1024-byte RAM, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO interface, a UART interface (full duplex), an 8-bit 11-channel AD converter, two 12-bit PWM channels, a system clock frequency divider, ROM correction function, and a 23-source 10-vector interrupt feature.

Features

■ROM

- 32768 × 8 bits (LC875932A)
- 24576 × 8 bits (LC875924A)
- 16384 × 8 bits (LC875916A)

■RAM

• 1024 × 9 bits (LC875932A/24A/16A)

■Minimum Bus Cycle

83.3ns (12MHz) V_{DD}=3.0 to 5.5V
 125ns (8MHz) V_{DD}=2.5 to 5.5V
 500ns (2MHz) V_{DD}=2.2 to 5.5V

Note: The bus cycle time here refers to the ROM read speed.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

■Minimum Instruction Cycle Time

250ns (12MHz)
 375ns (8MHz)
 1.5μs (2MHz)
 VDD=3.0 to 5.5V
 VDD=2.5 to 5.5V
 VDD=2.2 to 5.5V

■Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 46 (P1n, P2n, P70 to P73, P80 to P86, PBn, PCn,

PWM2, PWM3, XT2)

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

• Normal withstand voltage input ports 1 (XT1)

Dedicated oscillator ports
 Reset pins
 2 (CF1, CF2)
 1 (RES)

• Power pins 6 (VSS1 to 3, VDD1 to 3)

■Timers

• Timer 0: 16-bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) \times 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(the lower-order 8 bits can be used as PWM)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes

■High-speed Clock Counter

- Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz)
- Can generate output real-time

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle =4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator

■AD Converter: 8 bits × 11 channels

■PWM: Multifrequency 12-bit PWM × 2 channels

- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
- ■Watchdog Timer
 - External RC watchdog timer
 - Interrupt and reset signals selectable
- ■Clock Output Function
 - 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
 - 2) Able to output oscillation clock of sub clock.

■Interrupts

- 23 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer0/base timer1
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 512 levels (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 16 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time

■Oscillation Circuits

• RC oscillation circuit (internal): For system clock

• CF oscillation circuit: For system clock, with internal Rf

• Crystal oscillation circuit: For low-speed system clock, with internal Rf

■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) There are three ways of resetting the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer
 - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are four ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5
 - * INTO and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5
 - * INTO and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0
 - (5) Having an interrupt source established in the base timer circuit

■ROM Correction Function

- Executes the correction program on detection of a match with the program counter value.
- Correction program area size: 128 bytes

■Package Form


• QIP64E (14×14) : Lead-free type • TQFP64J (7×7) : Lead-free type • FLGA68K (6.0×6.0) : Lead-free type

■Development Tools

• Onchip debugger: LC87F5932A+TCB87 TypeA/TypeB


Package Dimensions

unit: mm (typ)



Package Dimensions


unit : mm (typ) 3289




Package Dimensions


unit: mm (typ)

3326



Pin Assignments






Top view

Pin No.	Pin Name						
1	P12/SCK0	18	P06/T6O	35	PB1	52	P70/INT0/T0LCP/AN8
2	P13/SO1	19	P07/T7O	36	PB0	53	P71/INT1/T0HCP/AN9
3	P14/SI1/SB1	20	P20/UTX/INT4/T1IN	37	V _{SS} 3	54	P72/INT2/T0IN
4	P15/SCK1	21	P21/URX/INT4/T1IN	38	V _{DD} 3	55	P73/INT3/T0IN
5	P16/T1PWML	22	P22/INT4/T1IN	39	PC7	56	RES
6	P17/T1PWMH/BUZ	23	P23/INT4/T1IN	40	PC6	57	XT1/AN10
7	PWM2	24	P24/INT5/T1IN	41	PC5	58	XT2/AN11
8	PWM3	25	P25/INT5/T1IN	42	PC4	59	V _{SS} 1
9	V _{DD} 2	26	P26/INT5/T1IN	43	PC3	60	CF1
10	V _{SS} 2	27	P27/INT5/T1IN	44	PC2	61	CF2
11	P00	28	PB7	45	PC1	62	V _{DD} 1
12	P01	29	PB6	46	PC0	63	P80/AN0
13	P02	30	PB5	47	P86/AN6	64	P81/AN1
14	P03	31	PB4	48	P85/AN5	65	P82/AN2
15	P04	32	PB3	49	P84/AN4	66	P10/SO0
16	P05/CKO	33	PB2	50	P83/AN3	67	P11/SI0/SB0
17	No Connect	34	No Connect	51	No Connect	68	No Connect

Note: Pin number 17, 34, 51, 68 of NC terminals are not connected electrically. Also, A1, A11, L1, L11 are dummy terminals for the package. These terminals need to be bonded with foot pattern for the secure bonding of the package.

SANYO: FLGA68K (6.0 × 6.0) "Lead-free Type"

System Block Diagram



Pin Description

Pin Name	I/O		D	escription			Option
V _{SS} 1	_	-Power supply pin		•			No
V _{SS} 2		1 ower cuppiy piii					110
V _{SS} 3							
V _{DD} 1	_	+Power supply pin					No
V _{DD} 2		Tr ower supply pin					140
V _{DD} 3							
Port 0	I/O	8-bit I/O port					Yes
	- "	I/O specifiable in 4-bit u	nits				103
P00 to P07		Pull-up resistors can be		-hit units			
		HOLD reset input	tarriou orr una orr irr	on armo.			
		Port 0 interrupt input					
		Shared pins					
		P05: Clock output (syst	em clock/can selected	from sub clock)			
		P06: Timer 6 toggle out		,			
		P07: Timer 7 toggle out					
Port 1	I/O	8-bit I/O port					Yes
P10 to P17		I/O specifiable in 1-bit u	nits				
1 10 10 1 17		Pull-up resistors can be		-bit units.			
		Shared pins					
		P10: SIO0 data output					
		P11: SIO0 data input/bu	s I/O				
		P12: SIO0 clock I/O					
		P13: SIO1 data output					
		P14: SIO1 data input/bu	s I/O				
		P15: SIO1 clock I/O					
		P16: Timer 1PWML out	out				
		P17: Timer 1PWMH ou	put/beeper output				
Port 2	I/O	8-bit I/O port					Yes
P20 to P27		I/O specifiable in 1-bit u	nits				
		Pull-up resistors can be	turned on and off in 1	-bit units.			
		Shared pins					
		P20: UART transmit					
		P21: UART receive					
		P20 to P23: INT4 input/	HOLD reset input/time	er 1 event input/tir	ner 0L capture in	iput/	
		timer 0H ca	pture input				
		P24 to P27: INT5 input/	HOLD reset input/time	er 1 event input/tir	ner 0L capture in	put/	
			pture input				
		Interrupt acknowledge t	уре				
		Risir	g Falling	Rising & Falling	H level	L level	
		INT4 enab	le enable	enable	disable	disable	
		INT5 enab		enable	disable	disable	

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Desc	cription				Option	
Port 7	I/O	• 4-bit I/O port			No					
P70 to P73		I/O specifiab	e in 1-bit units							
		Pull-up resist	ors can be turned	d on and off in 1-b	it units.					
		 Shared pins 								
		P70: INT0 in	put/HOLD reset in	nput/timer 0L cap	ture input/watchd	og timer output				
		P71: INT1 in	put/HOLD reset is	nput/timer 0H cap	ture input					
		P72: INT2 in	put/HOLD reset in	nput/timer 0 even	input/timer 0L ca	pture input/				
		High s	peed clock count	er input						
		P73: INT3 in	put (with noise filt	er)/timer 0 event	input/timer 0H ca	pture input				
			r input port: AN8	(P70), AN9 (P71)						
		Interrupt ack	acknowledge type							
			Rising	Falling	Rising & Falling	H level	L level			
		INT0	enable	enable	disable	enable	enable			
		INT1	enable	enable	disable	enable	enable			
		INT2	enable	enable	enable	disable	disable			
		INT3	enable	enable	enable	disable	disable			
Port 8	I/O	• 7-bit I/O port							No	
P80 to P86		I/O specifiab	e in 1-bit units							
		 Shared pins 								
		AD converte	r input port: AN0	(P80) to AN6 (P8	6)					
PWM2,	I/O	PWM2 and F	WM3 output port	S					No	
PWM3		General-purp	ose I/O available							
Port B	I/O	8-bit I/O port							Yes	
PB0 to PB7		I/O specifiab								
			ors can be turned	d on and off in 1-b	it units.					
Port C	I/O	8-bit I/O port							Yes	
PC0 to PC7		I/O specifiab								
		•	ors can be turned		it units.					
		•	(for LC87F5932A		F 4- DOZ)					
RES	Input		ıgger pins: DBGF	O to DBGP2 (PC	5 to PC7)				NI-	
	Input	Reset pin							No	
XT1	Input		rystal oscillator in	put pin					No	
		Shared pins General purp	ose input port							
				1						
			input port : AN10 ected to V _{DD} 1 if r							
XT2	I/O		rystal oscillator or						No	
A14	1/0	Shared pins	ysiai usullatul Ut	apat piii					140	
		General-purp	ose I/O port							
			input port: AN11							
			r oscillation and k		be used.					
CF1	Input			-,					No	
			esonator input pin esonator output pin							


Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P86	-	No	Nch-open drain	No
PWM2, PWM3	-	No	CMOS	No
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
XT1	-	No	Input for 32.768 kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

*1: Connect the IC as shown below to minimize the noise input to the $V_{DD}1$ pin. Be sure to electrically short the $V_{SS}1$, $V_{SS}2$, and $V_{SS}3$ pins.



*2: The internal memory is sustained by V_{DD}1. If none of V_{DD}2 and V_{DD}3 are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time.

Make sure that the port outputs are held at the low level in the HOLD backup mode.

Absolute Maximum Ratings at $Ta=25^{\circ}C$, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

	Parameter	Symbol	Pin/Remarks	Conditions			Spe	cification	
		,			V _{DD} [V]	min	typ	max	unit
Max volta	kimum supply age	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+6.5	
npu	ıt voltage	V _I (1)	XT1, CF1			-0.3		V _{DD} +0.3	
npu	ıt/output	V _{IO} (1)	Ports 0, 1, 2						V
volta	age		Ports 7, 8			-0.3		V _{DD} +0.3	
			Ports B, C PWM2, PWM3 XT2						
	Peak output	IOPH(1)	Ports 0, 1, 2	CMOS output select					
	current	. ,	Ports B, C	Per 1 applicable pin		-10			
		IOPH(2)	PWM2, PWM3	Per 1 applicable pin		-20			
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5			
	Mean output	IOMH(1)	Ports 0, 1, 2	CMOS output select		-7.5			
aut	current		Ports B, C	Per 1 applicable pin		-7.5			
curre	(Note 1-1)	IOMH(2)	PWM2, PWM3	Per 1 applicable pin		-15			
bnt		IOMH(3)	P71 to P73	Per 1 applicable pin		-3			
ont	Total output	ΣIOAH(1)	P71 to P73	Total of all applicable pins		-10			
leve	current	ΣIOAH(2)	Port 1	Total of all applicable pins		-25			
High level output current		EIOVII(0)	PWM2, PWM3	Total of all applicable pipe					
_		ΣΙΟΑΗ(3)	Ports 0, 2	Total of all applicable pins		-25			
		ΣΙΟΑΗ(4)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins		-45			
		ΣΙΟΑΗ(5)	Port B	Total of all applicable pins		-25			
		ΣΙΟΑΗ(6)	Port C	Total of all applicable pins		-25			
		ΣΙΟΑΗ(7)	Ports B, C	Total of all applicable pins		-45			
	Peak output	IOPL(1)	P02 to P07	Per 1 applicable pin		10			
	current	.0. =(.)	Ports 1, 2	. с. таррисало риг					
			Ports B, C					20	
			PWM2, PWM3						m/
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Ports 7, 8, XT2	Per 1 applicable pin				10	
	Mean output	IOML(1)	P02 to P07	Per 1 applicable pin					
	current		Ports 1, 2					15	
¥	(Note 1-1)		Ports B, C PWM2, PWM3						
urrent		IOML(2)	P00, P01	Per 1 applicable pin				20	
i i		IOML(3)	Ports 7, 8, XT2	Per 1 applicable pin				7.5	
ontb	Total output	ΣΙΟΑL(1)	Port 7	Total of all applicable pins				7.5	
Low level output c	current	2.07.12(1)	P83 to P86, XT2	Total of all applicable pills				15	
MC		ΣIOAL(2)	P80 to P82	Total of all applicable pins				15	
۲		ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				20	
		ΣIOAL(4)	Port 1	Total of all applicable pins				45	
			PWM2, PWM3	T					
		ΣIOAL(5)	Ports 0, 2	Total of all applicable pins				45	
		ΣIOAL(6)	Ports 0, 1, 2 PWM2, PWM3	Total of all applicable pins				80	
		ΣIOAL(7)	Port B	Total of all applicable pins				45	
		ΣIOAL(8)	Port C	Total of all applicable pins				45	
		ΣIOAL(9)	Ports B, C	Total of all applicable pins				80	
Pow	er dissipation	Pd max	QIP64E(14 × 14)	Ta=-30 to +70°C				375	
٠.,	p		TQFP64J(7 × 7)	1				170	m۷
			FLGA68K(6.0 × 6.0)	-				170	1117
Onc	erating ambient	Topr	1 LOAGGIN(0.0 × 0.0)					121	
•	erating ambient perature	ιορι				-30		+70	
	age ambient	Tstg				_			°C
	perature					-55		+125	

Note 1-1: The mean output current is a mean value measured over 100ms.

Allowable Operating Conditions at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

		. —		~ ~~	_ ~~	~~		
Doromotor	Cumbal	Din/Domorko	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1=V _{DD} 2=VDD3	0.245μs ≤ tCYC ≤ 200μs		3.0		5.5	
supply voltage			0.367μs ≤ tCYC ≤ 200μs		2.5		5.5	
			1.47μs ≤ tCYC ≤ 200μs		2.2		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1=V _{DD} 2=V _{DD} 3	RAM and register contents sustained in HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 1, 2 P71 to P73 P70 port input /interrupt side		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8, B, C PWM2, PWM3		2.2 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	Port 70 watchdog timer side		2.2 to 5.5	0.9V _{DD}		V _{DD}	V
	V _{IH} (4)	XT1, XT2, CF1 RES		2.2 to 5.5	0.75V _{DD}		V _{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2 P71 to P73		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		P70 port input /interrupt side		2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8, B, C PWM2, PWM3		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
				2.2 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 70 watchdog timer side		2.2 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (4)	XT1, XT2, CF1 RES		2.2 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.245		200	
time				2.5 to 5.5	0.367		200	μs
(Note 2-1)				2.2 to 5.5	1.47		200	
External system	FEXCF(1)	CF1	CF2 pin open	3.0 to 5.5	0.1		12	
clock frequency			System clock frequency	2.5 to 5.5	0.1		8	
			division ratio=1/1 • External system clock duty =50±5%	2.2 to 5.5	0.1		2	
			CF2 pin open	3.0 to 5.5	0.2		24.4	
			System clock frequency	2.5 to 5.5	0.2		16	
			division ratio=1/2	2.2 to 5.5	0.2		4	MHz
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
(Note2-2)	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		4		
	FmRC		Internal RC oscillation	2.2 to 5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.2 to 5.5		32.768		kHz

Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-2: See Tables 1 and 2 for the oscillation constants.

Electrical Characteristics at Ta = -30°C to +70°C, V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V

Doromotor	Symbol	Pin/Remarks	Conditions			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.2 to 5.5			1	
	I _{IH} (2)	XT1, XT2	For input port specification VIN=VDD	2.2 to 5.5			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.2 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2 Ports 7, 8 Ports B, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.2 to 5.5	-1			μΑ
	I _I L(2)	XT1, XT2	For input port specification VIN=VSS	2.2 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} =V _{SS}	2.2 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	Ports B, C	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	P71 to P73	I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		I _{OH} =-0.2mA	2.2 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	PWM2, PWM3	I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)		I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (8)		I _{OH} =-1mA	2.2 to 5.5	V _{DD} -0.4			\ ,,
Low level output	V _{OL} (1)	Ports 0, 1, 2	I _{OL} =10mA	4.5 to 5.5			1.5	V
voltage	V _{OL} (2)	Ports B, C	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)	PWM2, PWM3	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (4)	Ports 7, 8	I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (5)	XT2	I _{OL} =1mA	2.2 to 5.5			0.4	
	V _{OL} (6)	P00, P01	I _{OL} =30mA	4.5 to 5.5			1.5	
	V _{OL} (7)		I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =2.5mA	2.2 to 5.5			0.4	
Pull-up	Rpu(1)	Ports 0, 1, 2, 7	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	kΩ
resistance	Rpu(2)	Ports B, C		2.2 to 5.5	18	50	150	K75
Hysteresis voltage	VHYS	RES Ports 1, 2, 7		2.2 to 5.5		0.1 V _{DD}		٧
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	2.2 to 5.5		10		pF

Serial I/O Characteristics at Ta = -30°C to +70°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

		Parameter	Symbol	Pin/Remarks	Conditions			Spec	ification	
		arameter	Symbol	FIII/IXeIIIaiks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	×	Low level pulse width	tSCKL(1)				1			
	clo:	High level	tSCKH(1)			2.2 to 5.5	1			
Serial clock	Input clock	pulse width	tSCKHA(1)		Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2)	2.2 (0 0.5	4			tCYC
ial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
Sel	×	Low level pulse width	tSCKL(2)		• See Fig. 6.			1/2		tSCK
	Output clock	High level pulse width	tSCKH(2)			2.2 to 5.5		1/2		ISON
	Out		tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
Serial input	Da	ita setup time	tsDI(1)	SI0(P11), SB0(P11)	 Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.2 to 5.5	0.03			
Serial	Da	ta hold time	thDI(1)			2.2 to 5.5	0.03			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.05	μs
Serial output	Input		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	2.2 to 5.5			1tCYC +0.05	
Serik	Output clock		tdD0(3)		(Note 4-1-3)	2.2 to 5.5			(1/3)tCYC +0.15	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	-	Parameter	Cumbal	Pin/Remarks	Conditions			Spec	ification	
	ŀ	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			2.2 to 5.5	1			
clock	In	High level pulse width	tSCKH(3)				1			tCYC
Serial clock	ck	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	Output clock	Low level pulse width	tSCKL(4)			2.2 to 5.5		1/2		+00K
	nO	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	Da	ita setup time	tsDI(2)	SI1(P14), SB1(P14)	 Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.2 to 5.5	0.03			
Serial	Da	ta hold time	thDI(2)			2.2 to 5.5	0.03			
Serial output	Ou	itput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.2 to 5.5			(1/3)tCYC +0.05	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at Ta = -30°C to +70°C, $V_SS1 = V_SS2 = V_SS3 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specif	ication	
Farameter	Symbol	FIII/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27)	Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled.	2.2 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.2 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.2 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	2.2 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	2.2 to 5.5	200			μs

AD Converter Characteristics at Ta = -30°C to +70°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

D	O. mahad	Dia/Damanda				Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN6(P86), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2)	AD conversion time=32 × tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.49μs)		97.92 (tCYC= 3.06μs)	
				3.0 to 5.5	23.52 (tCYC= 0.735μs)		97.92 (tCYC= 3.06μs)	
			AD conversion time=64 × tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC= 0.294μs)		97.92 (tCYC= 1.53μs)	μѕ
				3.0 to 5.5	47.04 (tCYC= 0.735μs)		97.92 (tCYC= 1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	3.0 to 5.5			1	
input current	IAINL		VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the time the complete digital value corresponding to the analog input value is loaded in the required register.

$\textbf{Consumption Current Characteristics} \ at \ Ta = -30^{\circ}C \ to \ +70^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

D	O h l	Pin/	Constituent 20 C to 1		fication			
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption	IDDOP(1)	V _{DD} 1 =V _{DD} 2	FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		8	13.5	
current (Note 7-1)	IDDOP(2)	=V _{DD} 3	System clock set to 12MHz side Internal RC oscillation stopped. 1/1 frequency division ratio	3.0 to 3.6		4.5	8.5	
	IDDOP(3)		FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		5.5	9	
	IDDOP(4)		System clock set to 8MHz side	3.0 to 3.6		2.9	6.8	
	IDDOP(5)		Internal RC oscillation stopped. 1/1 frequency division ratio	2.5 to 3.0		2.3	5.3	mA
	IDDOP(6)		FmCF=4MHz ceramic oscillation mode FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		2	3.2	
	IDDOP(7)		System clock set to 4MHz side	3.0 to 3.6		0.95	2.3	
	IDDOP(8)		Internal RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		0.66	1.8	
	IDDOP(9)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		0.55	2.1	3
	IDDOP(10)		System clock set to internal RC oscillation	3.0 to 3.6		0.29	1.3	
	IDDOP(11)		• 1/2 frequency division ratio	2.2 to 3.0		0.2	0.96	
	IDDOP(12)		FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		27	65	
	IDDOP(13)		System clock set to 32.768kHz side	3.0 to 3.6		11	38	μΑ
	IDDOP(14)		Internal RC oscillation stopped.1/2 frequency division ratio	2.2 to 3.0		7.7	28	
HALT mode consumption current	IDDHALT(1)		HALT mode • FmCF=12MHz ceramic oscillation mode • FmX'tal=32.768kHz crystal oscillation mode	4.5 to 5.5		2.7	5.5	
(Note 7-1)	IDDHALT(2)		System clock set to 12MHz side Internal RC oscillation stopped. 1/1 frequency division ratio	3.0 to 3.6		1.4	3	
	IDDHALT(3)		HALT mode FmCF=8MHz ceramic oscillation mode	4.5 to 5.5		2	4.2	
	IDDHALT(4)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 8MHz side	3.0 to 3.6		1.0	2.5	mA
	IDDHALT(5)		Internal RC oscillation stopped. 1/1 frequency division ratio	2.5 to 3.0		0.77	1.9	
	IDDHALT(6)		HALT mode • FmCF=4MHz ceramic oscillation mode	4.5 to 5.5		1	2.1	
	IDDHALT(7)		FmX'tal=32.768kHz crystal oscillation mode System clock set to 4MHz side	3.0 to 3.6		0.48	1.2	
	IDDHALT(8)		Internal RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		0.3	0.88	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Danasatas	Comments and	Pin/	Con distance	Specification				
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode consumption	IDDHALT(9)	V _{DD} 1 =V _{DD} 2	HALT mode • FmCF=0Hz (oscillation stopped)	4.5 to 5.5		0.28	1	
current (Note 7-1)	IDDHALT(10)	=V _{DD} 3	FmX'tal=32.768 kHz crystal oscillation mode System clock set to internal RC oscillation	3.0 to 3.6		0.17	0.73	mA
	IDDHALT(11)		• 1/2 frequency division ratio	2.2 to 3.0		0.12	0.56	
	IDDHALT(12)		HALT mode • FmCF=0Hz (oscillation stopped) • FmX'tal=32.768kHz crystal oscillation mode • System clock set to 32.768kHz side	4.5 to 5.5		19	50	
	IDDHALT(13)			3.0 to 3.6		7.6	26	
	IDDHALT(14)		Internal RC oscillation stopped. 1/2 frequency division ratio	2.2 to 3.0		4.7	18	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	4.5 to 5.5		0.07	10	μΑ
consumption current	IDDHOLD(2)		• CF1=V _{DD} or open	3.0 to 3.6		0.04	8	
	IDDHOLD(3)		(External clock mode)	2.2 to 3.0		0.03	6	
Timer HOLD mode consumption current	IDDHOLD(4)	V _{DD} 1	Timer HOLD mode	4.5 to 5.5		16	45	
	IDDHOLD(5)		CF1=V _{DD} or open (External clock mode)	3.0 to 3.6		6.3	22	
	IDDHOLD(6)		FmX'tal=32.768 kHz crystal oscillation mode	2.2 to 3.0		3.8	15	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

UART (Full Duplex) Operating Conditions at Ta = -30°C to +70°C, VSS1 = VSS2 = VSS3 = 0V


Doromotor	Cumhal	Din/romorko	Conditions		Specification			
Parameter	Symbol	Pin/remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Transfer rate	UBR	P20, P21		2.2 to 5.5	16/3		8192/3	tCYC

Data length: 7, 8, and 9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

|--|

Nominal Vendor Frequency Name				Circuit Constant					lation tion Time	Damada	
		Oscillator Name	C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Range [V]	typ [ms]	max [ms]	Remarks	
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	2.8 to 5.5	0.05	0.15	Internal C1, C2	
8MHz	MURATA	CSTCE8M00G52-R0	(10)	(10)	Open	2.2k	2.7 to 5.5	0.05	0.15	Internal	
OWITZ WORATA	CSTLS8M00G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.05	0.15	C1, C2		
4MHz MURATA	MUDATA	MURATA	(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	Internal	
	MURATA		(15)	(15)	Open	3.3k	2.2 to 5.5	0.05	0.15	C1, C2	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		
			C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SEIKO EPSON	MC-306	18	18	Open	560k	2.2 to 5.5	1.3	3.0	Applicable CL value =12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 CF Oscillator Circuit


Figure 2 XT Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Determine the value of CRES and RRES so that the reset signal is present for a period of 200µs after the supply voltage goes beyond the lower limit of the IC's operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of May, 2008. Specifications and information herein are subject to change without notice.